Google Scholar BETA

byte enable ECC bridge Search

Advanced Scholar Search
Scholar Preferences
Scholar Help

Scholar All articles Recent articles Results **1 - 10** of about **257** for **byte enable ECC bridge**. (**2.55** seconds)

All Results
R Tremaine
M Tremblay
C Keltcher
A Saulsbury
S Arramreddy

USER MANUAL - group of 10 »
WC **Bridge** - audible.transient.net
... Up to 2GB • 2-way interleaved SDRAM with **ECC** (external MUX ... Dual 32-**byte** buffers in each PCI bus **bridge** • Round-robin ... Noncontiguous **byte enable** transfer to ...
Related Articles - View as HTML - Web Search

A PCI-X Verification Environment Using C and Verilog - group of 2 »
KH Chang, YC Su, WT Tu, YJ Yeh, SY Kuo - eecs.umich.edu
... a PCI-X to PCI-X **bridge** and a ... transaction coverage like bus commands and **byte enable**
combinations. ... new features: Source synchronous mode, **ECC** protection, and ...
Related Articles - View as HTML - Web Search

Advanced PCI **Bridge** (APB) - group of 7 »
S Microelectronics - sun.com
... Page 12. xii Advanced PCI **Bridge** (APB) User's Manual • November 1997 ... TABLE 4-16 To
Enable Error Reporting 67 TABLE 4-17 For Guaranteed Completion 68 ...
Related Articles - View as HTML - Web Search

A 2 5 6 CMOS EEPROM WIrn ENHANCED RELIABILITY AND TESTABILITY
JH Choi, HK Oh - ieeexplore.ieee.org
... Test features that **enable** effec- tive testing of the on ... scheme if not multiple in a **byte**, reliability of ... of software data protection state and **ECC** disable state ...
Web Search

A compact on-chip **ECC** for low cost flash memories - group of 3 »
T Tanzawa, T Tanaka, K Takeuchi, R Shirota, S ... - Solid-State Circuits, IEEE Journal of, 1997 - ieeexplore.ieee.org
... sense amplifiers to the **ECC** twice, 522-**Byte** temporary buffers ... of the NAND Flash memory
device with on-chip **ECC**. ... by the control signals, chip **enable** (/CE), read ...
Cited by 5 - Related Articles - Web Search - BL Direct

Compiling Prolog into microcode: a case study using the NCR/32-000 - group of 2 »
B Fagin, YN Patt, V Srini, A Despain - ACM SIGMICRO Newsletter, 1985 - portal.acm.org
... word with the variable tag in the most significant **byte**, whose contents ... Environments also contain the values of certain registers, to **enable** restoration of the ...
Cited by 4 - Related Articles - Web Search

... indexing data structure method for verifying the functionality of the STI-to-PCI **bridge** chips of the ... - group of 4 »
JF Silverio, YM Ng, DF Anderson - IBM Journal of Research and Development, 2002 - research.ibm.com
... Thus, after eight clock pulses, a **byte** of data ... simulator environment by monitoring the output-**enable** signal of ... the ADM behavioral together with **ECC** check bits ...

Related Articles - Cached - Web Search - BL Direct

Technical Information Manual PC 300XL (Type 6588) and
ISM Pro - wdsd.org
... 5 PCI-to-ISA **Bridge** . . . . 15 15. Password **Enable** . . . .
Related Articles - View as HTML - Web Search

Pentium® Pro Processor Workstation/Server PCI Chip Set - group of 5 »
M Bell, T Holman - Proc. Compcon 96, Technologies for the Information ... - doi.ieeecomputersociety.org
... eight **byte** chunks, with 4 eight **byte** chunks being ... devices using the Configuration Space **Enable** (CSE) mechanism ... I/O transfers is assured with **ECC** generation and ...
Cited by 3 - Related Articles - Web Search - BL Direct

MPC106 PCI **Bridge**/Memory Controller Hardware Specifications
T Page - mot.co.jp
... Supports partial update with external **byte** decode for ... bus (72 bits including parity or **ECC**) — Supports fast ... SYSCLK to output driven (output **enable** time) 2.0 ...
View as HTML - Web Search

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

byte enable ECC bridge Search

Google Home - About Google - About Google Scholar

Google Scholar BETA "byte enable" ECC bridge Search Advanced Scholar Search Scholar Preferences Scholar Help

Scholar

Results **1** - **10** of **10** for **"byte enable" ECC bridge**. (**2.38** seconds)

All Results
M Tremblay
D Greenley
K Normoyle

USER MANUAL - group of 10 »
WC **Bridge** - audible.transient.net
... Noncontiguous **byte enable** transfer to memory • The CPC710 is single load on all PCI signals ... Page 12. IBM Dual **Bridge** and Memory Controller ... **ECC** Correction ...
Related Articles - View as HTML - Web Search

A PCI-X Verification Environment Using C and Verilog - group of 2 »
KH Chang, YC Su, WT Tu, YJ Yeh, SY Kuo - eecs.umich.edu
... a PCI-X to PCI-X **bridge** and a ... transaction coverage like bus commands and **byte enable**
combinations. ... new features: Source synchronous mode, **ECC** protection, and ...
Related Articles - View as HTML - Web Search

Advanced PCI **Bridge** (APB) - group of 7 »
S Microelectronics - sun.com
... www.sun.com/microelectronics Advanced PCI **Bridge** (APB) User's Manual ... Page 4. iv Advanced PCI **Bridge** (APB) User's Manual • November 1997 ...
Related Articles - View as HTML - Web Search

Compiling Prolog into microcode: a case study using the NCR/32-000 - group of 2 »
B Fagin, YN Patt, V Srini, A Despain - ACM SIGMICRO Newsletter, 1985 - portal.acm.org
Page 1. Compiling Prolog Into Microcode: A Case Study Using the NCR/32-000
Barry Fugin Yale Patt Vason Srini Alvin Despain Division ...
Cited by 4 - Related Articles - Web Search

Reference Guide - group of 9 »
EPC Module - compulab-systems.com
Page 1. 1 686CORE Embedded PC Module Reference Guide Page 2. 2 Table of Contents 1. Revision Notes ...
Related Articles - View as HTML - Web Search

The design of the microarchitecture of UltraSPARC-I - group of 3 »
M Tremblay, D Greenley, K Normoyle - Proceedings of the IEEE, 1995 - ieeexplore.ieee.org
... coherent masters. The 16-byte wide (128 b) date bus is protected using 16 b of **ECC** and is decoupled from the address bus. Through ...
Cited by 21 - Related Articles - Web Search - BL Direct

Conditions of Sale, Rev. 1/79. All other products mentioned in this document are trademarks or ... - group of 2 »
AR Reserved - 6nines.de
... PPMC750-2141 750, 233MHz 64MB DRAM, 1M L2 Cache, 8M Flash, Extended Size, **ECC**
PPMC750-2251 750, 350MHz 128MB DRAM, 1M L2 Cache, 8M Flash, Extended. Size, **ECC** ...
View as HTML - Web Search

[DOC] Systemprogrammierung I

O Schirpf, M Wende, M Schöttner, S Programmierung ... - www-vs.informatik.uni-ulm.de
... Erhöhte Taktfrequenzen. North-**Bridge** (82439HX zB). South-**Bridge** (PCI-ISA **Bridge**). ... Traditionelle North-**Bridge** und South-**Bridge**. 200 MHz Bus zw. ...
Related Articles - View as HTML - Web Search

AlphaStation 600 Series Technical Reference Information - group of 11 »
M Maynard - tu-clausthal.de
... 2-19 AlphaStation 600 PCI-EISA **Bridge**.....2-20 ESC functionality ... 8-21 Writing Bad **ECC** Into Memory ...
View as HTML - Web Search

Configurable Architecture for System-Level Prototyping of High-Speed Embedded Wireless Communication ...
V Subramanian - 2003 - scholar.lib.vt.edu
... The backbone network is functionally equivalent to a network **bridge**. ... as a virtual Ethernet **bridge**, ie, Ethernet packets coming in and Ethernet packets going ...
Related Articles - View as HTML - Web Search

"byte enable" ECC bridge Search

Google Home - About Google - About Google Scholar

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3065	(bridg$4 or gateway) with (bus or (data adj path) or channel) with (diff$8)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:13
L2	13776	((ECC or (error adj correct$4)) with (chang$4 or conver$7 or translat$4))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:13
L3	10	1 and 2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:13
L4	21323	(chang$4 or conver$7 or translat$4) with((bus or channel or path) with (wide or width or size))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:17
L5	180	1 and 4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:18
L6	2594	byte adj enable	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:31
L7	53	2 and 6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:29
L8	0	(714/64,65).CCLS.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:29
L9	650	(710/64,65).CCLS.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:30

EAST Search History

L10	7	2 and 9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:30
L11	16	6 and 9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:40
L12	1	10/743140	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/10/01 12:41
S1	240	(714/52).CCLS.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:12
S2	29	((ECC or (error adj correct$4)) with (chang$4 or conver$7 or translat$4)) same bus same width	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/10/01 12:15
S3	3	((ECC or (error adj correct$4)) with (chang$4 or conver$7 or translat$4)) same bus same bridg$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/21 14:18